

TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

262,144 WORDS × 16 BIT STATIC RAM

## DESCRIPTION

The TC554161FTI is 4,194,304 bits static random access memory organized as 262,144 words by 16 bits using CMOS technology, and operated a single 3.0~5.5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 10mA/MHz (Typ.) and minimum cycle time of 85ns. When  $\overline{CE}$  is a logical high, the device is placed in low power standby mode in which standby current is 4 $\mu$ A (Typically). The TC554161FTI has two control inputs.

Chip enable input ( $\overline{CE}$ ) allows for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Also it allows that lower and upper byte access by Data Byte Control ( $\overline{LB}$ ,  $\overline{UB}$ ). Thus the TC554161FTI is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required, and wide operating temperature system for TC554161FTI guarantees -40~85°C operating temperature.

The TC554161FTI is offered in a 54 pin thin small-out-line plastic package.

## FEATURES

- Low Power Dissipation : 55mW/MHz (Typ.) Operating
- Standby Current : 8 $\mu$ A (Max.) at Ta=25°C
- Single Power Supply : 3.0 ~ 5.5V
- Power Down Features :  $\overline{CE}$
- Data Retention Supply Voltage : 2.0 ~ 5.5V
- Directly TTL Compatible  
: All Inputs and Outputs
- Wide Temperature Operation : -40 ~ 85°C

- Access Time (Max.)

	5V ± 10%		3.0V~5.5V
	- 85V	- 10V	- 85V/- 10V
Access Time	85ns	100ns	150ns
$\overline{CE}$ Access Time	85ns	100ns	150ns
$\overline{OE}$ Access Time	45ns	50ns	75ns

- Package:

TSOP II 54-P-400-0.80(FTI) (Weight: 0.55g typ)

## PIN ASSIGNMENT (TOP VIEW)

N.C.	1	54	A4
A3	2	53	A5
A2	3	52	A6
A1	4	51	A7
A0	5	50	N.C.
I/O16	6	49	I/O1
I/O15	7	48	I/O2
V <sub>DD</sub>	8	47	V <sub>DD</sub>
GND	9	46	GND
I/O14	10	45	I/O3
I/O13	11	44	I/O4
$\overline{UB}$	12	43	$\overline{LB}$
$\overline{CE}$	13	42	$\overline{OE}$
OP.	14	41	OP.
R/W	15	40	N.C.
I/O12	16	39	I/O5
I/O11	17	38	I/O6
GND	18	37	GND
V <sub>DD</sub>	19	36	V <sub>DD</sub>
I/O10	20	35	I/O7
I/O9	21	34	I/O8
N.C.	22	33	A8
A17	23	32	A9
A16	24	31	A10
A15	25	30	A11
A14	26	29	A12
A13	27	28	N.C.

## PIN NAMES


A0~A17	Address Inputs
I/O1~I/O16	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$ , $\overline{UB}$	Data Byte Control Input
V <sub>DD</sub>	Power
GND	Ground
N.C.	No Connection
OP.*	Option

\* : OP. pin must be connected to GND or open.

961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.3~7.0	V
$V_{IN}$	Input Terminal Voltage	-0.3*~7.0	V
$V_{I/O}$	Input/Output Terminal Voltage	-0.5*~ $V_{DD}+0.5$	V
$P_D$	Power Dissipation	0.6	W
$T_{solder}$	Soldering Temperature (10s)	260	°C
$T_{strg}$	Storage Temperature	-55~150	°C
$T_{opr}$	Operating Temperature	-40~85	°C

\* : -3V at pulse width 30ns Max

DC RECOMMENDED OPERATING CONDITIONS ( $T_a = -40\sim 85^\circ\text{C}$ )

SYMBOL	PARAMETER	5V ± 10%			3.0~5.5V			UNIT
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	3.0	-	5.5	V
$V_{IH}$	Input High Voltage	2.4	-	$V_{DD}+0.3$	$V_{DD}-0.2V$	-	$V_{DD}+0.3$	V
$V_{IL}$	Input Low Voltage	-0.3*	-	0.6	-0.3*	-	0.2	V
$V_{DH}$	Data Retention Supply Voltage	2.0	-	5.5	2.0	-	5.5	V

\* : -3V with a pulse width of 30ns

**D.C. and OPERATING CHARACTERISTICS (Ta = -40~85°C, VDD = 5V ± 10%)**

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>		-	-	± 1.0	μA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or R/W = V <sub>IL</sub> or $\overline{OE} = V_{IH}$ V <sub>OUT</sub> = 0~V <sub>DD</sub>		-	-	± 1.0	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V		- 1.0	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V		2.1	-	-	mA	
I <sub>DDO1</sub>	Operating Current	$\overline{CE} = V_{IL}$ R/W = V <sub>IH</sub> , I <sub>out</sub> = 0mA Other Inputs = V <sub>IH</sub> / V <sub>IL</sub>	Tcycle	Min.	-	-	100	mA
				1μs	-	15	-	
I <sub>DDO2</sub>	Operating Current	$\overline{CE} = 0.2V$ , R/W = V <sub>DD</sub> - 0.2V, I <sub>out</sub> = 0mA Other Inputs = V <sub>DD</sub> - 0.2V / 0.2V	Tcycle	Min.	-	-	90	mA
				1μs	-	10	-	
I <sub>DDS1</sub>	Standby Current	$\overline{CE} = V_{IH}$ , Other Inputs = V <sub>IH</sub> / V <sub>IL</sub>		-	-	3	μA	
I <sub>DDS2</sub>		V <sub>DD</sub> = 2.0V~5.5V	Ta = 25°C	-	4	8		
			Ta = -40~85°C	-	-	140		
		V <sub>DD</sub> = 3.0V	Ta = 25°C	-	2	-		
	Ta = -40~40°C		-	-	6			
Ta = -40~85°C	-	-	70					

**D.C. and OPERATING CHARACTERISTICS (Ta = -40~85°C, VDD = 3.3V ± 0.3V)**

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>		-	-	± 1.0	μA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or R/W = V <sub>IL</sub> or $\overline{OE} = V_{IH}$ V <sub>OUT</sub> = 0~V <sub>DD</sub>		-	-	± 1.0	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = V <sub>DD</sub> - 0.2V		- 1.0	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.2V		0.1	-	-	mA	
I <sub>DDO2</sub>	Operating Current	$\overline{CE} = 0.2V$ , R/W = V <sub>DD</sub> - 0.2V, I <sub>out</sub> = 0mA Other Inputs = V <sub>DD</sub> - 0.2V / 0.2V	Tcycle	MIN.	-	-	35	mA
				1μs	-	5	-	
I <sub>DDS2</sub>	Standby Current	$\overline{CE} = V_{DD} - 0.2V$	V <sub>DD</sub> = 3.3V ± 0.3V	Ta = 25°C	-	2	4	μA
				Ta = -40~85°C	-	-	90	
			V <sub>DD</sub> = 3.3V	Ta = 25°C	-	2	-	
				Ta = -40~40°C	-	-	8	
Ta = -40~85°C	-	-	80					

**CAPACITANCE (Ta = 25°C, f = 1.0MHz)**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	-	-	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	-	-	10	pF

NOTE : This parameter is periodically sampled and is not 100% tested.

## OPERATING MODE

OPERATING MODE	$\overline{CE}$	$\overline{OE}$	R/W	$\overline{LB}$	$\overline{UB}$	I/O1~I/O8	I/O9~I/O16	POWER
Read	L	L	H	L	L	Output	Output	$I_{DDO}$
				H	L	High Impedance	Output	$I_{DDO}$
				L	H	Output	High Impedance	$I_{DDO}$
Write	L	*	L	L	L	Input	Input	$I_{DDO}$
				H	L	High Impedance	Input	$I_{DDO}$
				L	H	Input	High Impedance	$I_{DDO}$
Output Disable	L	H	H	*	*	High Impedance	High Impedance	$I_{DDO}$
	L	*	*	H	H			
Standby	H	*	*	*	*	High Impedance	High Impedance	$I_{DDs}$

\* : H or L

AC CHARACTERISTICS (Ta = -40~85°C, V<sub>DD</sub> = 5V ± 10%)

## READ CYCLE

SYMBOL	PARAMETER	TC554161FTI				UNIT
		- 85V		- 10V		
		MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	85	-	100	-	ns
t <sub>ACC</sub>	Address Access Time	-	85	-	100	
t <sub>CO</sub>	$\overline{CE}$ Access Time	-	85	-	100	
t <sub>OE</sub>	$\overline{OE}$ Access Time	-	45	-	50	
t <sub>BA</sub>	$\overline{UB}$ , $\overline{LB}$ Access Time	-	45	-	50	
t <sub>OH</sub>	Output Data Hold Time from Address Change	10	-	10	-	
t <sub>COE</sub>	Output Enable Time from $\overline{CE}$	5	-	5	-	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	0	-	0	-	
t <sub>BE</sub>	Output Enable Time from $\overline{UB}$ , $\overline{LB}$	0	-	0	-	
t <sub>OD</sub>	Output Disable Time from $\overline{CE}$	-	35	-	40	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	-	35	-	40	
t <sub>BD</sub>	Output Disable Time from $\overline{UB}$ , $\overline{LB}$	-	35	-	40	

## WRITE CYCLE

SYMBOL	PARAMETER	TC554161FTI				UNIT
		- 85V		- 10V		
		MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	85	-	100	-	ns
t <sub>WP</sub>	Write Pulse Width	55	-	60	-	
t <sub>CW</sub>	Chip Enable to End of Write	70	-	80	-	
t <sub>BW</sub>	$\overline{UB}$ , $\overline{LB}$ Enable to End of Write	55	-	60	-	
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	
t <sub>DS</sub>	Data Set Up Time	35	-	40	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	
t <sub>OEW</sub>	Output Enable Time from R/W	0	-	0	-	
t <sub>ODW</sub>	Output Disable Time from R/W	-	35	-	40	

## AC TEST CONDITIONS

Input Pulse Level	0.4V / 2.6V
Input Pulse Rise and Fall Time	5ns
Input timing Measurement Reference Level	1.5V
Output Timing Measurement Reference Level	1.5V
Output Load	100pF + ITTL Gate

AC CHARACTERISTICS ( $T_a = -40 \sim 85^\circ\text{C}$ ,  $V_{DD} = 3.0 \sim 5.5\text{V}$ )

## READ CYCLE

SYMBOL	PARAMETER	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	150	-	ns
$t_{ACC}$	Address Access Time	-	150	
$t_{CO}$	$\overline{CE}$ Access Time	-	150	
$t_{OE}$	$\overline{OE}$ Access Time	-	75	
$t_{BA}$	$\overline{UB}$ , $\overline{LB}$ Access Time	-	75	
$t_{OH}$	Output Data Hold Time from Address Change	10	-	
$t_{COE}$	Output Enable Time from $\overline{CE}$	5	-	
$t_{OEE}$	Output Enable Time from $\overline{OE}$	0	-	
$t_{BE}$	Output Enable Time from $\overline{UB}$ , $\overline{LB}$	0	-	
$t_{OD}$	Output Disable Time from $\overline{CE}$	-	50	
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	50	
$t_{BD}$	Output Disable Time from $\overline{UB}$ , $\overline{LB}$	-	50	

## WRITE CYCLE


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$t_{WC}$	Write Cycle Time	150	-	ns
$t_{WP}$	Write Pulse Width	100	-	
$t_{CW}$	Chip Enable to End of Write	120	-	
$t_{BW}$	$\overline{UB}$ , $\overline{LB}$ Enable to End of Write	100	-	
$t_{AS}$	Address Set Up Time	0	-	
$t_{WR}$	Write Recovery Time	0	-	
$t_{DS}$	Data Set Up Time	60	-	
$t_{DH}$	Data Hold Time	0	-	
$t_{OEW}$	Output Enable Time from R/W	0	-	
$t_{ODW}$	Output Disable Time from R/W	-	50	

## AC TEST CONDITIONS


Input Pulse Level	$V_{DD} - 0.2\text{V} / 0.2\text{V}$
Input Pulse Rise and Fall Time	5ns
Input timing Measurement Reference Level	1.5V
Output Timing Measurement Reference Level	1.5V
Output Load	100pF (Include Jig)

TIMING WAVEFORMS


READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



WRITE CYCLE 2 (4) ( $\overline{CE}$  Controlled Write)



WRITE CYCLE 3 (4) ( $\overline{UB}, \overline{LB}$  Controlled Write)



## NOTE :


1. R/W is High for Read Cycle.
2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in a high impedance state during this period.
5. The I/O may be in the output state at this time, input signals of opposite phase must not be applied.

**DATA RETENTION CHARACTERISTICS (Ta = -40 ~ 85 °C)**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V	
I <sub>DDs2</sub>	Standby Current	V <sub>DD</sub> = 3.3V	-	-	80*	μA
		V <sub>DD</sub> = 5.5V	-	-	140	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	nS	
t <sub>R</sub>	Recovery Time	5	-	-	mS	

\*)8μA (Max.) Ta = -40~40°C

CE Controlled Data Retention Mode






**NOTE :**

- (1) If the V<sub>IH</sub> of  $\overline{CE}$  is 2.2V in operation, during the period that the V<sub>DD</sub> voltage is going down from 4.5V to 2.4V, I<sub>DDs1</sub> current flows.

PACKAGE DIMENSIONS (TSOPII 54-P-400-0.80)

Units in mm



Weight: 0.55 g (typ)